Vivado Basics: Learn FPGA Design with a PCIe Project
(3.77 with 165 reviews)
13.8K
students
8.0 hours
content
Aug 2025
updated
$14.99
Catalog controls
Digital Design With Verilog
0
students
7.7 hours
content
Feb 2022
AMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog
(4.36 with 192 reviews)
1.3K
students
ASIC Design & Verification using Verilog HDL +Project Demo
(4.47 with 146 reviews)
3.4K
Mastering Digital VLSI, ASIC and Verilog Interview Questions
(4.49 with 415 reviews)
VLSI/FPGA Design P2: Verilog for Design and Verification
(4.60 with 5 reviews)
System Design using Verilog
(4.49 with 771 reviews)
4.9K
students
30 hours
Verilog HDL Mastery: From Syntax to Complex Systems
(4.56 with 9 reviews)
Clock Domain Crossing (CDC) & FIFO Design
(4.63 with 4 reviews)
230
Fundamentals of Low-Power VLSI Design
(4.60 with 10 reviews)
236
students
Verilog for an FPGA Engineer with Xilinx Vivado Design Suite
(4.54 with 2.1K reviews)
12.9K
Communication series P3 : AMBA AXI in Verilog
(4.54 with 67 reviews)
549