ASIC Design & Verification using Verilog HDL +Project Demo

ASIC Flow, Verilog Language, Digital Fundamentals, Combinational circuits, Sequential circuits, APB Protocol

ASIC Design & Verification using Verilog HDL +Project Demo

InstructorVLSI Mentor
Duration15h 58m
Students3,384
Rating4.5 (146)