CouponsVerified Coupons FreeFree Courses

Search courses and topics

React

Advertise Submit Course

About

Discover the best Udemy deals thanks to a community that shares verified coupons every single day.

Browser extensions

Install Comidoc on your browser to detect coupons automatically while you browse Udemy website.

Links

PricingPricing SubmitSubmit Coupon ContributorsContributors Team AdvertiseAdvertise Here

ContactContact PrivacyPrivacy Policy TermsTerms of Service

Verilog HDL Courses & Coupons | Comidoc

Verilog HDL

Verilog HDL

Verilog HDL

Learn Verilog Hardware Description Language (HDL) to design and model digital logic circuits from scratch.

Verilog

HDL

Hardware Description

Paid courses are visible

Verilog HDL: VLSI Hardware Design Comprehensive Masterclass

Shepherd Tutorials

Verilog HDL: VLSI Hardware Design Comprehensive Masterclass

Verilog HDL: VLSI Hardware Design Comprehensive Masterclass

(4.42 with 4.6K reviews)

20.1K

students

13 hours

content

Nov 2022

updated

$14.99

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Kumar Khandagle

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

(4.54 with 2.1K reviews)

12.9K

students

17 hours

content

Jan 2025

updated

$17.99

Vivado Basics: Learn FPGA Design with a PCIe Project

Vivado Basics: Learn FPGA Design with a PCIe Project

Vivado Basics: Learn FPGA Design with a PCIe Project

(3.77 with 165 reviews)

13.8K

students

8.0 hours

content

Aug 2025

updated

$14.99

System Design using Verilog

Dr. Yogesh Misra

System Design using Verilog

System Design using Verilog

(4.49 with 771 reviews)

4.9K

students

30 hours

content

Dec 2023

updated

$11.99

FPGA Embedded Design, Part 1 - Verilog

Eduardo Corpeño

FPGA Embedded Design, Part 1 - Verilog

FPGA Embedded Design, Part 1 - Verilog

(4.49 with 1.1K reviews)

4.5K

students

3.7 hours

content

Mar 2022

updated

$14.99

ASIC Design & Verification using Verilog HDL +Project Demo

ASIC Design & Verification using Verilog HDL +Project Demo

ASIC Design & Verification using Verilog HDL +Project Demo

(4.47 with 146 reviews)

3.4K

students

16 hours

content

Jul 2025

updated

$17.99

Mastering Digital VLSI, ASIC and Verilog Interview Questions

Mastering Digital VLSI, ASIC and Verilog Interview Questions

Mastering Digital VLSI, ASIC and Verilog Interview Questions

(4.49 with 415 reviews)

2.9K

students

4.5 hours

content

Jun 2022

updated

$24.99

Building a Processor with Verilog HDL from Scratch

Kumar Khandagle

Building a Processor with Verilog HDL from Scratch

Building a Processor with Verilog HDL from Scratch

(4.32 with 253 reviews)

1.8K

students

3.0 hours

content

Oct 2024

updated

$14.99

AMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog

AMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog

AMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog

(4.36 with 192 reviews)

1.3K

students

4.2 hours

content

Jul 2020

updated

$14.99

Verilog HDL : Fully Hands on Learning Experience

Verilog HDL : Fully Hands on Learning Experience

ONLY

3 left 1h ago

Verilog HDL : Fully Hands on Learning Experience

(4.35 with 13 reviews)

995

students

17 hours

content

Apr 2026

updated

$14.99$0

Learning UVM Testbench with Xilinx Vivado 2020

Kumar Khandagle

Learning UVM Testbench with Xilinx Vivado 2020

Learning UVM Testbench with Xilinx Vivado 2020

(4.54 with 79 reviews)

591

students

11 hours

content

Mar 2022

updated

$19.99

Communication series P3 : AMBA AXI in Verilog

Kumar Khandagle

Communication series P3 : AMBA AXI in Verilog

Communication series P3 : AMBA AXI in Verilog

(4.54 with 67 reviews)

549

students

9.3 hours

content

Dec 2024

updated

$17.99

Fundamentals of Low-Power VLSI Design

Electronics Zone

Fundamentals of Low-Power VLSI Design

Fundamentals of Low-Power VLSI Design

(4.60 with 10 reviews)

236

students

2.5 hours

content

Nov 2025

updated

$14.99

Clock Domain Crossing (CDC) & FIFO Design

Electronics Zone

Clock Domain Crossing (CDC) & FIFO Design

Clock Domain Crossing (CDC) & FIFO Design

(4.63 with 4 reviews)

230

students

3.8 hours

content

Feb 2026

updated

$12.99

Complete ASIC Design Flow: VLSI From Idea to Silicon

Electronics Zone

Complete ASIC Design Flow: VLSI From Idea to Silicon

Complete ASIC Design Flow: VLSI From Idea to Silicon

(4.85 with 20 reviews)

216

students

45 hours

content

Apr 2026

updated

$14.99

Verilog HDL Mastery: From Syntax to Complex Systems

Electronics Zone

Verilog HDL Mastery: From Syntax to Complex Systems

Verilog HDL Mastery: From Syntax to Complex Systems

(4.56 with 9 reviews)

226

students

13 hours

content

Mar 2026

updated

$12.99

VLSI/FPGA Design P2: Verilog for Design and Verification

SKY SiliconThink

VLSI/FPGA Design P2: Verilog for Design and Verification

VLSI/FPGA Design P2: Verilog for Design and Verification

(4.60 with 5 reviews)

28

students

8.9 hours

content

Mar 2025

updated

$14.99

Digital Design With Verilog

Digital Design With Verilog

Digital Design With Verilog

0

students

7.7 hours

content

Feb 2022

updated

$19.99