Simple AXI bus Design using Verilog HDL
(3.50 with 11 reviews)
49
students
1.1 hours
content
Dec 2023
updated
$14.99
Surender Reddy T
Online Course Instructor
3.92 average course rating (460 course reviews)
Statistics
1.9K
total students
14 hours
total content
Sep 2020
first content date
Dec 2023
last content date
Courses (4)
📚 Other Courses (4)
Complete Verilog HDL programming with Examples and Projects
(4.03 with 370 reviews)
1.5K
students
8.2 hours
content
Jun 2023
updated
$14.99
Step by step hands-on design of UART using Verilog HDL
(3.90 with 49 reviews)
241
students
2.9 hours
content
Jul 2022
updated
$14.99
RISC processor with own Instruction Set Architecture (ISA)
(4.25 with 30 reviews)
139
students
1.6 hours
content
Oct 2021
updated
$14.99