Mastering Xilinx DMA IP cores: AXIDMA, CDMA, VDMA on Linux
(4.75 with 2 reviews)
35
students
2.0 hours
content
Jun 2025
updated
$19.99
Catalog controls
Building Custom AXI Interface Peripherals for ZYNQ Devices
(4.27 with 68 reviews)
Simple AXI bus Design using Verilog HDL
(3.50 with 11 reviews)
49
VIVADO course regular FIFO vs AXI FIFO
(4.57 with 44 reviews)
9.9K
students
AMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog
(4.36 with 192 reviews)
1.3K
students
VLSI/FPGA Resume Project: 2D DMA Controller with APB+AXI Inf
(5.00 with 3 reviews)
Communication series P3 : AMBA AXI in Verilog
(4.54 with 67 reviews)
549
AXI4 Implementations in FPGA Designs
(4.42 with 108 reviews)
1.1K