Simple AXI bus Design using Verilog HDLSurender Reddy T1 courseSimple AXI bus Design using Verilog HDL(3.50 with 11 reviews)49students
VIVADO course regular FIFO vs AXI FIFOOfer Keren1 courseVIVADO course regular FIFO vs AXI FIFO(4.57 with 44 reviews)9.9Kstudents2.1 hourscontentSep 2022updated$14.99
AMBA AXI Infrastructure Based on Xilinx FPGA IPs and VerilogHayk Petrosyan1 courseAMBA AXI Infrastructure Based on Xilinx FPGA IPs and Verilog(4.36 with 192 reviews)1.3Kstudents4.2 hourscontentJul 2020updated$14.99
VLSI/FPGA Resume Project: 2D DMA Controller with APB+AXI InfSKY SiliconThink1 courseVLSI/FPGA Resume Project: 2D DMA Controller with APB+AXI Inf(5.00 with 3 reviews)19students7.1 hourscontentApr 2025updated$219.99
Communication series P3 : AMBA AXI in VerilogKumar Khandagle1 courseCommunication series P3 : AMBA AXI in Verilog(4.54 with 67 reviews)549students9.3 hourscontentDec 2024updated$17.99
AXI4 Implementations in FPGA DesignsScott Dickson1 courseAXI4 Implementations in FPGA Designs(4.42 with 108 reviews)1.1Kstudents8.1 hourscontentJan 2025updated$17.99