SOC Verification using SystemVerilogRamdas Mozhikunnat1 courseSOC Verification using SystemVerilog(4.41 with 6.5K reviews)58.4Kstudents4.3 hourscontentMay 2016updatedFREE
Learn SystemVerilog Assertions and Coverage Coding in-depthRamdas Mozhikunnat1 courseLearn SystemVerilog Assertions and Coverage Coding in-depth(4.49 with 1.8K reviews)26.1Kstudents4.8 hourscontentJul 2015updatedFREE
Verification Series Part 3: UVM EssentialsKumar Khandagle1 courseVerification Series Part 3: UVM Essentials(4.68 with 1.8K reviews)9.8Kstudents11 hourscontentAug 2025updated$17.99
Verification Series Part 5: UVM RAL EssentialsKumar Khandagle1 courseVerification Series Part 5: UVM RAL Essentials(4.55 with 455 reviews)4.0Kstudents7.2 hourscontentJan 2025updated$17.99
Verification Series Part 6 : SystemVerilog Assertions BasicsKumar Khandagle1 courseVerification Series Part 6 : SystemVerilog Assertions Basics(4.63 with 496 reviews)3.7Kstudents10 hourscontentNov 2024updated$17.99
Power of Perl :: Learn Basic and Advanced Perl ProgrammingRobin Garg1 coursePower of Perl :: Learn Basic and Advanced Perl Programming(4.35 with 673 reviews)3.6Kstudents2.4 hourscontentOct 2018updated$14.99
ASIC Verification using System Verilog (SV) + Project DemoVLSI Mentor1 courseASIC Verification using System Verilog (SV) + Project Demo(4.50 with 79 reviews)3.3Kstudents19 hourscontentJul 2025updated$17.99
PCB Design: Designing Printed Circuit BoardEducational Engine1 coursePCB Design: Designing Printed Circuit Board(4.38 with 12 reviews)1.8Kstudents2.3 hourscontentFeb 2026updated$14.99
AXI4 Implementations in FPGA DesignsScott Dickson1 courseAXI4 Implementations in FPGA Designs(4.42 with 108 reviews)1.1Kstudents8.1 hourscontentJan 2025updated$17.99
SystemVerilog Assertions (SVA) with Xilinx Vivado 2020.1Kumar Khandagle1 courseSystemVerilog Assertions (SVA) with Xilinx Vivado 2020.1(4.60 with 51 reviews)681students19 hourscontentMar 2023updated$14.99
RTL SDC Verification: Finding Timing Bugs Before SynthesisSrinivasan Venkata1 courseRTL SDC Verification: Finding Timing Bugs Before Synthesis(3.90 with 24 reviews)448students1.1 hourscontentNov 2025updated$14.99
Formal Verification : Synopsys Formality Flow & DebugElectronics Zone1 courseFormal Verification : Synopsys Formality Flow & Debug(4.50 with 8 reviews)213students1.7 hourscontentMar 2026updated$14.99
Digital Design with SystemVerilog HDL + Introduction to UVMYoav Dror1 courseDigital Design with SystemVerilog HDL + Introduction to UVM(4.57 with 54 reviews)200students2.3 hourscontentDec 2025updated$14.99
VLSI/FPGA Design P2: Verilog for Design and VerificationSKY SiliconThink1 courseVLSI/FPGA Design P2: Verilog for Design and Verification(4.60 with 5 reviews)28students8.9 hourscontentMar 2025updated$14.99
System Verilog : Fully Hands on Learning ExperienceAK APT LOGICS1 courseSystem Verilog : Fully Hands on Learning Experience210students1.2 hourscontentApr 2026updated$14.99