Verilog HDL Fundamentals for Digital Design and Verification

Build a strong Verilog language foundation by implementing combinational / sequential digital circuits and testbenches

Verilog HDL Fundamentals for Digital Design and Verification

InstructorOvidiu Plugariu
Duration5h 23m
Students8,482
Rating4.5 (1,687)