Verification Series Part 3: UVM EssentialsKumar Khandagle1 courseVerification Series Part 3: UVM Essentials(4.68 with 1.8K reviews)9.8Kstudents11 hourscontentAug 2025updated$17.99
Design Verification with SystemVerilog/UVMCristian Slav1 courseDesign Verification with SystemVerilog/UVM(4.66 with 511 reviews)6.4Kstudents21 hourscontentMar 2025updated$14.99
Verification Series Part 5: UVM RAL EssentialsKumar Khandagle1 courseVerification Series Part 5: UVM RAL Essentials(4.55 with 455 reviews)4.0Kstudents7.2 hourscontentJan 2025updated$17.99
ASIC Design Verification using SV-UVM + Project DemoVLSI Mentor1 courseASIC Design Verification using SV-UVM + Project Demo(4.38 with 46 reviews)3.3Kstudents11 hourscontentJul 2025updated$12.99
System Verilog : Fully Hands on Learning ExperienceAK APT LOGICS1 courseSystem Verilog : Fully Hands on Learning Experience(4.50 with 1 reviews)320students1.2 hourscontentApr 2026updated$14.99
Digital Design with SystemVerilog HDL + Introduction to UVMYoav Dror1 courseDigital Design with SystemVerilog HDL + Introduction to UVM(4.57 with 54 reviews)200students2.3 hourscontentDec 2025updated$14.99
PyUVM Series Part 2 : COCOTB fundamentalsKumar Khandagle1 coursePyUVM Series Part 2 : COCOTB fundamentals(4.45 with 22 reviews)199students4.0 hourscontentJan 2025updated$17.99
VSD - Functional Verification Using Embedded-UVM - Part 1Kunal Ghosh1 courseVSD - Functional Verification Using Embedded-UVM - Part 1(4.04 with 14 reviews)188students3.2 hourscontentNov 2019updated$14.99
VSD - Embedded-UVMKunal Ghosh1 courseVSD - Embedded-UVM(4.00 with 16 reviews)186students4.1 hourscontentJun 2019updated$14.99
PyUVM Series Part 4 : Python OOPS verification env projectsKumar Khandagle1 coursePyUVM Series Part 4 : Python OOPS verification env projects(2.25 with 2 reviews)78students3.5 hourscontentJan 2025updated$14.99