Master SystemVerilog with hands-on RTL coding, verification, assertions, UVM basics & industry-level projects