Verification Series Part 2: Hands-On SystemVerilog Projects

Step by Step Guide from Scratch
4.38 (737 reviews)
Udemy
platform
English
language
Hardware
category
instructor
Verification Series Part 2: Hands-On SystemVerilog Projects
8 227
students
8 hours
content
Jan 2025
last update
$74.99
regular price

What you will learn

Verification of Memories viz. FIFO

Verification of Bus Protocols viz. APB, AHB, AXI, Whishbone

Verification of Interface Communication Protocols viz. SPI, UART, I2C

Verification of Simple Compinational Block viz. Adder

Verification of Simple Sequential Block viz. Data Flipflop

4574206
udemy ID
28/02/2022
course created date
09/05/2022
course indexed date
Bot
course submited by