Design Verification with SystemVerilog/UVMCristian Slav1 courseDesign Verification with SystemVerilog/UVM(4.71 with 532 reviews)6.5Kstudents21 hourscontentMar 2025updated$14.99