ASIC Verification using System Verilog (SV) + Project DemoVLSI Mentor1 courseASIC Verification using System Verilog (SV) + Project Demo(4.50 with 79 reviews)3.3K
Verification Series Part 6 : SystemVerilog Assertions BasicsKumar Khandagle1 courseVerification Series Part 6 : SystemVerilog Assertions Basics(4.63 with 496 reviews)3.7Kstudents10 hourscontentNov 2024updated$17.99
VLSI/FPGA Design P2: Verilog for Design and VerificationSKY SiliconThink1 courseVLSI/FPGA Design P2: Verilog for Design and Verification(4.60 with 5 reviews)28students8.9 hourscontentMar 2025updated$14.99
PCB Design: Designing Printed Circuit BoardEducational Engineering Team1 coursePCB Design: Designing Printed Circuit Board(4.38 with 12 reviews)1.8Kstudents2.3 hourscontentFeb 2026updated$14.99
Formal Verification : Synopsys Formality Flow & DebugElectronics Zone1 courseFormal Verification : Synopsys Formality Flow & Debug(4.50 with 8 reviews)213students1.7 hourscontentMar 2026updated$14.99
RTL SDC Verification: Finding Timing Bugs Before SynthesisSrinivasan Venkataramanan1 courseRTL SDC Verification: Finding Timing Bugs Before Synthesis(3.90 with 24 reviews)448students1.1 hourscontentNov 2025updated$14.99
Digital Design with SystemVerilog HDL + Introduction to UVMYoav Dror1 courseDigital Design with SystemVerilog HDL + Introduction to UVM(4.57 with 54 reviews)200students2.3 hourscontentDec 2025updated$14.99
AXI4 Implementations in FPGA DesignsScott Dickson1 courseAXI4 Implementations in FPGA Designs(4.42 with 108 reviews)1.1Kstudents8.1 hourscontentJan 2025updated$17.99