ASIC Verification using System Verilog (SV) + Project DemoVLSI Mentor4 coursesRelated TopicsSystemVerilogTestbench DevelopmentHardware VerificationASIC Verification
ASIC Design Verification using SV-UVM + Project DemoVLSI Mentor4 coursesRelated TopicsUVM VerificationWriting Effective Test CasesHardware SimulationTestbench DevelopmentASIC Design Verification using SV-UVM + Project Demo(4.38 with 46 reviews)3.3Kstudents11 hourscontentJul 2025updated$12.99
ASIC Design & Verification using Verilog HDL +Project DemoVLSI Mentor4 coursesRelated TopicsVerilog HDLASIC DesignDigital Logic & HardwareAPB ProtocolASIC Design & Verification using Verilog HDL +Project Demo(4.47 with 146 reviews)3.4Kstudents16 hourscontentJul 2025updated$17.99
ASIC Synthesis-STA-Physical Design(PD):Cadence+Synopsys flowVLSI Mentor4 coursesASIC Synthesis-STA-Physical Design(PD):Cadence+Synopsys flow(4.43 with 423 reviews)5.9Kstudents41 hourscontentJul 2025updated$17.99
