ASIC Verification using System Verilog (SV) + Project Demo
(4.50 with 79 reviews)
3.3K
students
19 hours
content
Jul 2025
updated
$17.99
VLSI Mentor
Online Course Instructor
4.44 (694 reviews)
Statistics
15.8K
total students
87 hours
total content
Oct 2024
first content date
Dec 2024
last content date
Courses (4)
ASIC Design Verification using SV-UVM + Project Demo
(4.38 with 46 reviews)
3.3K
students
11 hours
content
Jul 2025
updated
$12.99
ASIC Design & Verification using Verilog HDL +Project Demo
(4.47 with 146 reviews)
3.4K
students
16 hours
content
Jul 2025
updated
$17.99
ASIC Synthesis-STA-Physical Design(PD):Cadence+Synopsys flow
(4.43 with 423 reviews)
5.9K
students
41 hours
content
Jul 2025
updated
$17.99