FPGA Design and VHDLEduvance (Microchip Certified Trainer, AUP Trainer, CUA Trainer)1 courseFPGA Design and VHDL(4.52 with 328 reviews)2.0Kstudents
FPGA VHDL course coding QSPI nor flash memoryOfer Keren1 courseFPGA VHDL course coding QSPI nor flash memory(4.48 with 62 reviews)12.3Kstudents15 hourscontentSep 2022updated$14.99
Xilinx Vivado Essentials for the Logic DesignerScott Dickson1 courseXilinx Vivado Essentials for the Logic Designer(4.37 with 147 reviews)1.0Kstudents2.6 hourscontentJun 2021updated$17.99
Vivado Basics: Learn FPGA Design with a PCIe ProjectOfer Keren1 courseVivado Basics: Learn FPGA Design with a PCIe Project(3.77 with 165 reviews)13.8Kstudents8.0 hourscontentAug 2025updated$14.99
Introduction to VHDL for FPGA and ASIC designScott Dickson1 courseIntroduction to VHDL for FPGA and ASIC design(4.63 with 1.6K reviews)8.3Kstudents9.3 hourscontentAug 2024updated$19.99
Fun & Easy Embedded Microcontroller Communication ProtocolsAugmented AI1 courseFun & Easy Embedded Microcontroller Communication Protocols(3.64 with 76 reviews)1.9Kstudents1.3 hourscontentFeb 2017updated$14.99
FPGA Embedded Design, Part 2 - Basic FPGA TrainingEduardo Corpeño1 courseFPGA Embedded Design, Part 2 - Basic FPGA Training(4.41 with 241 reviews)2.5Kstudents2.8 hourscontentJun 2020updated$14.99
VLSI/FPGA Design P2: Verilog for Design and VerificationSKY SiliconThink1 courseVLSI/FPGA Design P2: Verilog for Design and Verification(4.60 with 5 reviews)28students8.9 hourscontentMar 2025updated$14.99
Learn FPGA Design With VHDL (Intel/Altera)L Athukorala1 courseLearn FPGA Design With VHDL (Intel/Altera)(4.54 with 634 reviews)4.5Kstudents26 hourscontentMar 2026updated$17.99
System Design using VerilogDr. Yogesh Misra1 courseSystem Design using Verilog(4.49 with 771 reviews)4.9Kstudents30 hourscontentDec 2023updated$11.99
FPGA Image ProcessingHUI HU1 courseFPGA Image Processing(4.08 with 86 reviews)599students7.0 hourscontentOct 2019updated$12.99
VLSI Logic Synthesis : From RTL to Gate-Level NetlistElectronics Zone1 courseVLSI Logic Synthesis : From RTL to Gate-Level Netlist(4.64 with 7 reviews)252students7.8 hourscontentDec 2025updated$12.99