RTL SDC Verification: Finding Timing Bugs Before Synthesis | Comidoc