SystemVerilog Assertions (SVA) with Xilinx Vivado 2020.1 | Comidoc