PyUVM Series Part 4 : Python OOPS verification env projectsKumar Khandagle29 coursesPyUVM Series Part 4 : Python OOPS verification env projects(2.25 with 2 reviews)78students3.5 hourscontentJan 2025updated$14.99
SystemVerilog Assertions (SVA) with Xilinx Vivado 2020.1Kumar Khandagle29 coursesSystemVerilog Assertions (SVA) with Xilinx Vivado 2020.1(4.60 with 51 reviews)
Learning UVM Testbench with Xilinx Vivado 2020Kumar Khandagle29 coursesLearning UVM Testbench with Xilinx Vivado 2020(4.54 with 79 reviews)591students
UVM Testbenches for NewbieKumar Khandagle29 coursesUVM Testbenches for Newbie(4.57 with 574 reviews)4.0Kstudents
Building a Processor with Verilog HDL from ScratchKumar Khandagle29 coursesBuilding a Processor with Verilog HDL from Scratch(4.32 with 253 reviews)
Communication Series P1 : UART, SPI and I2C in VerilogKumar Khandagle29 coursesCommunication Series P1 : UART, SPI and I2C in Verilog(4.40 with 274 reviews)
Embedded System Design with Xilinx Microblaze and SDKKumar Khandagle29 coursesEmbedded System Design with Xilinx Microblaze and SDK(4.64 with 39 reviews)295
Embedded System Design with Xilinx Zynq SoC and Vitis IDEKumar Khandagle29 coursesEmbedded System Design with Xilinx Zynq SoC and Vitis IDE(4.25 with 144 reviews)
Embedded System Design with Microblaze and Vitis IDEKumar Khandagle29 coursesEmbedded System Design with Microblaze and Vitis IDE(4.38 with 91 reviews)
Embedded System Design with Xilinx ZYNQ SoC and SDKKumar Khandagle29 coursesEmbedded System Design with Xilinx ZYNQ SoC and SDK(4.36 with 107 reviews)904
Building Custom AXI Interface Peripherals for ZYNQ DevicesKumar Khandagle29 coursesBuilding Custom AXI Interface Peripherals for ZYNQ Devices(4.27 with 68 reviews)
Verification Series Part 5: UVM RAL EssentialsKumar Khandagle29 coursesVerification Series Part 5: UVM RAL Essentials(4.55 with 455 reviews)