VLSI Logic Synthesis : From RTL to Gate-Level Netlist | Comidoc