Hands-on ASIC/FPGA Design with Synopsys Tools, Constraints, Labs, Assignments & UART Project. USE PROMO (BUY-13)

VLSI Logic Synthesis : From RTL to Gate-Level Netlist

InstructorElectronics Zone

Duration7h 45m

Students252

Rating4.6 (7)