ASIC Design Verification using SV-UVM + Project DemoVLSI Mentor1 courseASIC Design Verification using SV-UVM + Project Demo(4.38 with 46 reviews)3.3Kstudents
Learn FPGA Design with VHDL: Digital Logic & SimulationLucas Mayrhofer1 courseLearn FPGA Design with VHDL: Digital Logic & Simulation(4.06 with 9 reviews)2.8Kstudents2.0 hourscontentNov 2025updated$17.99