VLSI Physical Design: PnR with Cadence

More Related Topics

• Physical Design12
• Clock Tree Synthesis2
• Static Timing Analysis12
• VLSI Design44
• Sky130 PDK6
• Logic Synthesis7
• UVM Verification11
• Open Source Implementation14
• FPGA Design46
• Digital Circuit Design55

Coupon history

Comidoc has tracked 2 coupons for this course since 2026, last checked 2 months, 15 days ago.

More EDA Tooling courses

Free

VSD - A complete guide to install open-source EDA toolsKunal Ghosh4.4 (886)3h 36m

PCB Design: Master Designing Printed Circuit BoardEducational Engineering Team4.3 (96)4h 20m

Free

VSD - A complete guide to install Openlane and Sky130nm PDKKunal Ghosh3.9 (248)39m

UVM Testbenches for NewbieKumar Khandagle4.6 (574)4h 39m

VSDOpen2018 - First ever online VLSI conferenceKunal Ghosh4.1 (45)5h 29m

VSDOpen2020 - VLSI online conferenceKunal Ghosh4.3 (16)5h 23m

FPGA Embedded Design, Part 3 - EDA ToolsEduardo Corpeño4.1 (56)2h 58m

VSD Intern - DAC IP Design using Sky130 PDKs - Part 2Kunal Ghosh4.1 (28)1h 21m