FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP

VSD - Mixed-signal RISC-V based SoC on FPGA

InstructorKunal Ghosh

Duration1h 16m

Students132

Rating3.9 (8)