VLSI/FPGA Design P2-S5: Verilog for Design and Verification
(4.39 with 28 reviews)
1.1K
students
1.9 hours
content
Mar 2025
updated
FREE
RTL Design
RTL Design
RTL Design
0|0
Understand Register Transfer Level (RTL) methodologies for designing efficient hardware architectures.
RTL Coding
Hardware Architecture
System Level Design
VLSI/FPGA Design P2-S4: Verilog for Design and Verification
(4.17 with 15 reviews)
697
students
1.9 hours
content
Mar 2025
updated
VLSI/FPGA Design P2-S3: Verilog for Design and Verification
(4.20 with 10 reviews)
692
students
1.9 hours
content
Mar 2025
updated
VLSI/FPGA Design P2-S1: Verilog for Design and Verification
(3.81 with 26 reviews)
1.1K
students
1.6 hours
content
Mar 2025
updated
VLSI/FPGA Design P2-S2: Verilog for Design and Verification
(4.35 with 20 reviews)
1.1K
students
1.7 hours
content
Mar 2025
updated
Digital electronics and logic Design and its implementation
(4.14 with 86 reviews)
3.1K
students
1.6 hours
content
Apr 2021
updated