AXI4 Implementations in FPGA DesignsScott Dickson1 courseAXI4 Implementations in FPGA Designs(4.42 with 108 reviews)1.1Kstudents8.1 hourscontentJan 2025updated$17.99
RTL SDC Verification: Finding Timing Bugs Before SynthesisSrinivasan Venkata1 courseRTL SDC Verification: Finding Timing Bugs Before Synthesis(3.90 with 24 reviews)448students1.1 hourscontentNov 2025updated$14.99
Formal Verification : Synopsys Formality Flow & DebugElectronics Zone1 courseFormal Verification : Synopsys Formality Flow & Debug(4.50 with 8 reviews)213students1.7 hourscontentMar 2026updated$14.99
Digital Design with SystemVerilog HDL + Introduction to UVMYoav Dror1 courseDigital Design with SystemVerilog HDL + Introduction to UVM(4.57 with 54 reviews)200students2.3 hourscontentDec 2025updated$14.99