Simple course for students and engineers who wants to learn concepts of verification and basic SystemVerilog Constructs