Digital Timing Basics for VLSI Interview & SoC Design

A VLSI Course on Timing Concepts frequently used in Physical Design (Static Timing Analysis - STA), RTL & Circuit Design
4.54 (671 reviews)
Udemy
platform
English
language
Hardware
category
Learnin28days Academy
instructor
Digital Timing Basics for VLSI Interview & SoC Design
3 603
students
4 hours
content
Dec 2022
last update
$24.99
regular price

What you will learn

Basics of Flop & Latch Timings

Set-up, Hold, Clock to Q, Clock Skew

Set-up & Hold violation checks

Set-up & Hold violation fixes

Latency Minimization

Set-up & Hold Margin in Digital Ckts

Min & Max Path Analysis

Clock Gating

F-V Curve in SoC

Course Gallery

Digital Timing Basics for VLSI Interview & SoC Design – Screenshot 1
Screenshot 1 – Digital Timing Basics for VLSI Interview & SoC Design
Digital Timing Basics for VLSI Interview & SoC Design – Screenshot 2
Screenshot 2 – Digital Timing Basics for VLSI Interview & SoC Design
Digital Timing Basics for VLSI Interview & SoC Design – Screenshot 3
Screenshot 3 – Digital Timing Basics for VLSI Interview & SoC Design
Digital Timing Basics for VLSI Interview & SoC Design – Screenshot 4
Screenshot 4 – Digital Timing Basics for VLSI Interview & SoC Design

Loading charts...

Related Topics

4204254
udemy ID
25/07/2021
course created date
16/08/2021
course indexed date
Bot
course submited by