Designing RISC-V CPU in Verilog and its FPGA Implementation