Skip to main content
COMIDOC
Coupons
Free
Topics
Search courses
Building a chip is like building a city....
Topics
Design
RISC-V Architecture
VSD - Making the Raven chip: How to design a RISC-V SoC
Instructor
Kunal Ghosh
Duration
4h 18m
Students
1,216
Rating
4.0 (138)
COMIDOC
Coupons
Verified Coupons
Free
Free Courses
Topics
Topics
Search courses and topics
React
Advertise
Submit Course
Sponsored
Price
$14.99
Coupon
None
No active coupon currently available
Access
Email alert
We will email you when a verified deal appears
Open on Udemy
Current Udemy price
Notify me when a coupon is available
Free email alert for this course
More Related Topics
SoC Architecture
8
Digital Circuit Design
94
Computer Architecture
100
Instruction Set Architecture
22
CPU & Processor Design
35
Pipelining & Optimization
7
Hardware Implementation
11
Verilog HDL
55
Assembly Language
86
More RISC-V Architecture courses
Building a RISC-V SoC From Scratch!
Mohamed Nasser
4.1 (228)
6h 17m
VSD - RISCV : Instruction Set Architecture (ISA) - Part 1a
Kunal Ghosh
4.0 (257)
2h 28m
VSD - RISCV : Instruction Set Architecture (ISA) - Part 1b
Kunal Ghosh
4.0 (57)
2h 52m
VSD - Pipelining RISC-V with Transaction-Level Verilog
Kunal Ghosh
4.1 (90)
3h 38m
RISC processor with own Instruction Set Architecture (ISA)
Surender Reddy T
4.3 (30)
1h 39m
VSD - Mixed-signal RISC-V based SoC on FPGA
Kunal Ghosh
3.9 (8)
1h 16m
Designing RISC-V CPU in Verilog and its FPGA Implementation
Subir Maity
3.3 (8)
5h 51m
Free
[ PART 1] Design CPU RISCV : Introduction a l'assembleur
Louis Geoffroy
1h 34m