Design, Simulate, Synthesize & Export IP with VIVADO HLS : An FPGA Design Approach with C/C++
Udemy courseIT & SoftwareHardware
FPGA Design with VIVADO HLS -High Level Synthesis
InstructorDigitronix NepalDuration3h 47m
Students641
Rating3.3 (97)
Sponsored
Sponsored